\begin{thebibliography}{10}

\bibitem{Potter85}
J.~L. Potter, ed., {\em The Massively Parallel Processor}.
\newblock MIT Press Series in Scientific Computation, Cambridge, Massachusetts:
  The MIT Press, 1985.

\bibitem{Cloud88}
E.~L. Cloud, ``The geometric arithmetic parallel processor,'' in {\em Frontiers
  of Parallel Computation '88}, 1988.

\bibitem{Blank90}
T.~Blank, ``The maspar mp-1 architecture,'' in {\em International Conference on
  Computer Architecture}, 1990.

\bibitem{Kim93}
R.~Tuck and W.~Kim, ``{MasPar MP-2 PE Chip: A Totally Cool Hot Chip},'' in {\em
  IEEE 1993 Hot Chips Symposium}, March 1993.

\bibitem{Li89}
H.~Li and M.~Maresca, ``Polymorphic-torus architecture for computer vision,''
  {\em IEEE Trans. Pattern Analysis and Machine Intellegence}, vol.~11, no.~3,
  pp.~233--243, 1989.

\bibitem{Blevins88}
D.~W. Blevins, E.~W. Davis, R.~A. Heaton, and J.~H. Reif, ``Blitzen: A highly
  integrated massively parallel machine,'' in {\em Frontiers of Parallel
  Computation '88}, 1988.

\bibitem{Shu89}
D.~B. Shu, G.~Nash, and C.~Weems, {\em Image Understanding Architecture and
  Applications}, ch.~9, pp.~297--355.
\newblock Springer-Verlag, 1989.

\bibitem{Rushton89}
A.~Rushton, {\em Reconfigurable Processor-Array: a bit-sliced parallel
  computer}.
\newblock Research Monograph in Parallel and Distributed Computing, Pitman,
  1989.

\bibitem{Thacker94}
N.~Thacker, P.~Courtney, S.~Walker, S.~Evans, and R.~Yates, ``{Specification
  and Design of a General Purpose Image Processing Chip},'' in {\em
  International Conference on Pattern Recognition}, pp.~268--273, IEEE, 1994.

\bibitem{terasys}
M.~Gokhale, B.~Holmes, and K.~Iobste, ``{Processing in Memory: The Terasys
  Massively Parallel PIM Array},'' {\em IEEE Computer}, pp.~23--31, April 1995.

\bibitem{execube}
P.~Kogge, T.~Sunaga, H.~Miyataka, K.~Kitamura, and E.~Retter, ``{Combined DRAM
  and Logic Chip for Massively Parallel Systems},'' in {\em Proceedings of the
  16th Conference on Advanced Research in VLSI}, pp.~4--16, IEEE Computer
  Society Press, March 1995.

\bibitem{berkeley-dsp}
A.~Yeung and J.~Rabaey, ``{A 2.4 GOPS Data-Driven Reconfigurable Multiprocessor
  IC for DSP},'' in {\em ISSCC Digest of Technical Papers}, pp.~108--110, IEEE,
  February 1995.

\bibitem{pam_performance_assessment}
P.~Bertin, D.~Roncin, and J.~Vuillemin, ``Programmable active memories: A
  performance assessment,'' prl report, DEC Paris Reserch Laboratory, 85, Av.
  Victor Hugo, 92563 Rueil-Malmaison Cedex, France, June 1992.

\bibitem{Audet92}
D.~Audet, Y.~Savaria, and J.-L. Houle, ``Performance improvements to vlsi
  parallel systems, using dynamic concatenation of processing resources,'' {\em
  Parallel Computing}, vol.~18, pp.~149--167, 1992.

\bibitem{Herbordt94b}
M.~C. Herbordt, {\em The Evaluation of Massively Parallel Array Architectures}.
\newblock PhD thesis, University of Massachusetts at Amherst, 1994.

\bibitem{Bolotski93}
M.~Bolotski, R.~Barman, J.~J. Little, and D.~Camporese, ``Silt: A distributed
  bit-parallel architecture for early vision,'' {\em International Journal of
  Computer Vision}, vol.~IJCV-11, pp.~63--74, 1993.

\bibitem{automatic-impedance-control}
A.~DeHon, T.~F. {Knight Jr.}, and T.~Simon, ``Automatic impedance control,'' in
  {\em ISSCC Digest of Technical Papers}, pp.~164--165, IEEE, February 1993.

\bibitem{Horn86}
B.~K.~P. Horn, {\em Robot Vision}.
\newblock MIT Electrical Engineering and Computer Science Series, Cambridge,
  Massachusetts: The MIT Press, 1986.

\bibitem{Harris86}
J.~G. Harris, ``The coupled depth/slope approach to surface reconstruction,''
  Master's thesis, MIT, May 1986.

\bibitem{Little88}
J.~J. Little and H.~H. B\"ulthoff, ``Parallel optical flow using local
  voting,'' AI Memo 929, MIT, July 1988.

\bibitem{Levialdi72}
{S. Levialdi}, ``{On Shrinking Binary Picture Patterns},'' {\em Communication
  of the ACM}, vol.~15, Jan 1972.

\bibitem{Leighton92}
{F. Thomson Leighton}, {\em {Introduction to Parallel Algorithms And
  Architectures: Arrays, Trees, Hypercubes}}.
\newblock Morgan-Kaufmann, 1992.

\bibitem{Ziavras93}
{Sotirious G. Ziavras}, ``{Connected Component Labelling on the BLITZEN
  Massively Parallel Processor},'' {\em {Image and Vision Computing}}, vol.~11,
  Dec 1993.

\bibitem{Choudhary90}
{Alok Choudhary and Janak H. Patel}, {\em {Parallel Architectures and Parallel
  Algorithms for Integrated Vision Systems}}, pp.~69--78.
\newblock Kluwer Academic Publishers, 1990.

\bibitem{Cypher90}
{R. E. Cypher and Jorge Sanz and Larry Snyder}, ``{Algorithms for Image
  Component Labelling on SIMD Mesh-Connected Computers},'' {\em IEEE Trans. on
  Computers}, vol.~39, Feb 1990.

\bibitem{Cypher89}
{R. E. Cypher and Jorge Sanz}, ``{The Hough Transform Has O(N) Complexity on
  SIMD MxN Mesh Array Architectures},'' {\em IEEE Trans. on Computers},
  vol.~39, Feb 1090.

\bibitem{Quinn87}
{Michael J. Quinn}, {\em {Designing Efficient Algorithms for Parallel
  Computers}}.
\newblock McGraw-Hill, 1987.

\bibitem{Schnorr86}
{C. P. Schnorr and A. Shamir}, ``{An Optimal Sorting Algorithm for Mesh
  Connected Computers},'' in {\em {Proceedings of the 18th Annual ACM Symposium
  on Theory of Computing}}, ACM, 1986.

\bibitem{Herbordt94}
{Martin C. Herbordt and James C. Corbett and Charles C. Weems and John
  Spalding}, ``{Practical Algorithms for Online Routing on Fixed and
  Reconfigurable Meshes},'' {\em Journal of Parallel and Distributed
  Computing}, vol.~20, pp.~341--356, 1994.

\end{thebibliography}
