DRAFT: Do not distribute

MIT Concurrent VLSI Architecture Memo 59

Massachusetts Institute of Technology
Artificial Intelligence Laboratory

The MAP Instruction Set Reference Manual v1.3[1]

William J. Dally, Stephen W. Keckler, Nick Carter,
Andrew Chang, Marco Fillo, Whay S. Lee

May 8, 1995

Abstract

This document describes the instruction set of the multi-ALU processor (MAP) of the MIT M-Machine. First the instruction format is detailed, followed by the integer, memory, and floating point unit operations. This document should be read in conjunction with *M-Machine Architecture v1.0* and *M-Machine Microarchitecture v1.0*.

[1]The research described in this paper was supported by the Advanced Research Projects Agency and monitored by the Air Force Electronic Systems Division under contract F19628-92-C-0045.

Contents

1 Overview **6**

2 Operation Fields **6**

3 Summary of Operations **9**

4 Bit Encodings **11**

5 Integer Unit Operations **14**

5.1 Arithmetic Operations 14

5.1.1 ADD 14

5.1.2 ADDU - add unsigned 14

5.1.3 SUB - subtract 14

5.1.4 SUBU - subtract unsigned 15

5.1.5 ASH - arithmetic shift 15

5.1.6 LSH - logical shift 16

5.1.7 ROT - rotate 16

5.1.8 AND - bitwise logical and 16

5.1.9 OR - bitwise logical or 17

5.1.10 XOR - bitwise logical exclusive or 17

5.1.11 NOT - bitwise logical negation 17

5.2 Byte Manipulation 18

5.2.1 EXTB - extract byte 18

5.2.2 EXTH - extract halfword 18

5.2.3 INSB - insert byte 18

5.2.4 INSH - insert halfword 19

5.3 Comparison Operations 19

5.3.1 ILT - integer less than 19

5.3.2 ILE - integer less than or equal 20

5.3.3 ULT - unsigned less than 20

5.3.4 ULE - unsigned less than or equal 20

5.3.5 INE - integer not equal 21

5.3.6 IEQ - integer equal 21

5.3.7 CCAND - condition code logical and . . . 22
5.3.8 CCOR - condition code logical or . . . 22
5.3.9 CCNAND - condition code logical nand . . . 22
5.4 Data Movement . . . 23
5.4.1 MOV - move register . . . 23
5.4.2 EMPTY - unset register presence bits . . . 23
5.4.3 CCEMPTY - unset condition register presence bits . . . 23
5.5 Control Flow Operations . . . 24
5.5.1 BR - branch . . . 24
5.5.2 JMP - jump . . . 25
5.5.3 ILL - illegal instruction . . . 25
5.6 Address Calculation . . . 25
5.6.1 LEA - load effective address . . . 25
5.6.2 LEAB - load effective address from base . . . 26
5.6.3 SETPTR - set pointer bit . . . 26
5.6.4 ISPTR - test pointer bit . . . 26
5.6.5 ISERR - test for *Errval* . . . 27
5.7 Immediate Operations . . . 27
5.7.1 SHORU - shift & or unsigned 16-bit immediate . . . 27
5.7.2 IMM - create 16-bit immediate . . . 28
5.8 Configuration Space Operations . . . 28
5.8.1 IGTLB - GTLB Access . . . 28
5.9 Communication Operations . . . 28
5.9.1 ISND0 - send priority 0 message . . . 28
5.9.2 ISND0P - send priority 0 message physical . . . 29
5.9.3 ISND0PT - send priority 0 message physical, no trottling . . . 30
5.9.4 ISND1P - send priority 1 message physical . . . 30
5.9.5 ISND1PT - send priority 1 message physical, no trottling . . . 31

6 Memory Unit Operations **32**

6.1 Standard Memory Access . . . 32
6.1.1 LD - load register . . . 32
6.1.2 ST - store integer register . . . 32

6.1.3 FST - store floating point register . . . 32
6.2 Synchronizing Operations . . . 33
6.2.1 LDS - load register and synchronize . . . 33
6.2.2 LDSU - load register and synchronize, unfaulting . . . 33
6.2.3 LDSCND - load register and synchronize, conditional . . . 34
6.2.4 STS - store integer register and synchronize . . . 35
6.2.5 STSU - store integer register and synchronize, unfaulting . . . 35
6.2.6 STSCND - store integer register and synchronize, conditional . . . 36
6.2.7 FSTS - store fp register and synchronize . . . 36
6.2.8 FSTSU - store fp register and synchronize, unfaulting . . . 37
6.2.9 FSTSCND - store fp register and synchronize, conditional . . . 37
6.3 Uncached Operations . . . 38
6.3.1 LUC - load register uncached . . . 38
6.4 Address Calculation . . . 38
6.4.1 LEA - load effective address . . . 38
6.4.2 LEAB - load effective address from base . . . 38
6.4.3 ILL - illegal instruction . . . 39
6.5 Special Memory Operations . . . 39
6.5.1 SRS - store integer register, replace sync bit . . . 39
6.5.2 FSRS - store fp register, replace sync bit . . . 39
6.5.3 FLNE - flush cache line . . . 40
6.5.4 FCA - flush cache . . . 40
6.5.5 GETCSTAT - read cache line status . . . 40
6.5.6 PUTCSTAT - write cache line status . . . 40
6.5.7 MBAR - memory barrier . . . 41
6.6 Thread Management Operations . . . 41
6.6.1 HFORK - fork H-Thread . . . 41
6.6.2 HEXIT - terminate H-Thread . . . 42
6.6.3 VAC - acquire v-thread slot . . . 42
6.6.4 SSTPRB - probe slot status table . . . 42
6.7 Arithmetic Operations . . . 43
6.7.1 ADDU - integer add, unsigned . . . 43
6.7.2 SUBU - integer subtract, unsigned . . . 43

6.7.3 MOV - move register . . . 43
6.7.4 AND - bitwise logical and . . . 44
6.7.5 OR - bitwise logical or . . . 44
6.7.6 XOR - bitwise logical exclusive or . . . 44
6.7.7 NOT - bitwise logical negation . . . 44

7 Floating Point Unit Operations **45**

7.1 FP Arithmetic Operations . . . 45
7.1.1 FADD - floating point add . . . 45
7.1.2 FSUB - floating point subtract . . . 45
7.1.3 FMUL - floating point multiply . . . 45
7.1.4 FDIV - floating point divide . . . 45
7.1.5 HMUL - fixed point multiply . . . 46
7.1.6 FMULA - floating point multiply and add . . . 46
7.1.7 FSQRT - floating point square root . . . 46
7.2 Integer Arithmetic Operations . . . 47
7.2.1 IMUL - integer multiply . . . 47
7.2.2 IDIV - integer divide . . . 47
7.2.3 IREM - integer remainder . . . 47
7.2.4 IMULU - unsigned integer multiply . . . 47
7.2.5 IDIVU - unsigned integer divide . . . 48
7.3 Data Movement . . . 48
7.3.1 MOV - move register . . . 48
7.3.2 EMPTY - unset register presence bits . . . 48
7.3.3 ILL - illegal instruction . . . 49
7.4 Data Conversion . . . 49
7.4.1 ITOF - integer to floating point conversion . . . 49
7.4.2 FTOI - floating point to signed integer conversion . . . 49
7.4.3 FTOIU - floating point to unsigned integer conversion . . . 49
7.5 Comparison Operations . . . 50
7.5.1 FLT - floating point less than . . . 50
7.5.2 FLE - floating point less than or equal . . . 50
7.5.3 FEQ - floating point equal . . . 50

7.5.4 FNE - floating point not equal . . . 51
7.6 Immediate Operations . . . 51
7.6.1 FSHORU - shift & or unsigned 16-bit immediate . . . 51
7.6.2 FIMM - create 16-bit immediate . . . 51
7.7 Configuration Space Operations . . . 52
7.7.1 FGTLB - GTLB Access . . . 52
7.8 Communication Operations . . . 52
7.8.1 FSND0 - send priority 0 message . . . 52
7.8.2 FSND0P - send priority 0 message physical . . . 53
7.8.3 FSND0PT - send priority 0 message physical, no throttling . . . 53
7.8.4 FSND1P - send priority 1 message physical . . . 54
7.8.5 FSND1PT - send priority 1 message physical, no throttling . . . 54

1 Overview

This document details the M-Machine Multi-ALU Processor's (MAP) instruction set. It is meant to be a manual for the assembly language programmer and used as a specification for assemblers and compilers.

The first section discusses some of the operation fields common to most types of operations. Next, tables listing the operations for each execution unit are presented. Then, the actual bit encodings of the instructions are displayed in three figures. Finally, each operation is presented in detail, including the operation format and side effects. These operations are organized by function unit type: integer, memory, and floating-point.

Definitions: The following terms and definitions are employed throughout this *M-Machine Instruction Set Reference v1.3*.

Operation	The task for a single execution unit in a cluster.
Instruction	A *long instruction word* (LIW) for a single cluster consisting of three operations - one per execution unit. Any of the three operations may be em NOP's.
M-Machine	The generic name for the processor architecture.
MAP Chip	The name for the multiALU processer chip, which is the first hardware implementation of the M-Machine architecture.
INTU (I)	The integer execution unit.
MEMU (M)	The memory execution unit.
FPU (F)	The floating point execution unit.
Cache Line	Eight 64-bit words.
Block	Same as cache line.
Registers	Each register is 67 bits wide: 64-bits data, a "pointer" bit, a presence bit and a sync bit.
Datatypes	All registers hold 64-bit data. All floating point operations are double precision.
Pointer Bit	The pointer bit is a tag indicating whether the word is of pointer type.
Valid Bit	The valid bit is synonymous with the register presence bit, and indicates if the register contains a value that can be used as a source operand for a subsequent operation.
RSZ bit	The RSZ bit is synonymous with the register sync bit This bit allows the value of the synchronization bit in memory to be replicated in the register file.

2 Operation Fields

The opcodes and representations of operations described in this document are intended to be final. The current version of the simulator (v1.3) does not conform to these bit encodings. See version 1.0 of this document for those encodings. The *massl* syntax for assembly language programs is described in *Guide to the M-Machine Assembler and Massl Assembly Language v1.0*. All operations have the following three fields:

- pack: 2 bits used for tight packing of operations
- cond: 2 bits for conditional execution of operation
- cr: 4 bits to specify the condition register used for conditional execution

Pack Bits	Meaning
00	Instruction contains only an integer operation
01	Instruction contains only a memory operation
10	Instruction contains only a floating point operation
11	Instruction contains more than one operation

Pack Bits	Meaning
00	Instruction contains I-M combination
01	Instruction contains I-F combination
10	Instruction contains M-F combination
11	Instruction contains I-M-F combination

Operation Packing: While in memory, instructions are packed so that NOPs do not need to be represented. The *pack* bits encode how many and which operations reside in an instruction. The high two bits of each operation is reserved for this encoding. The instruction fetch logic of the MAP chip pipeline detects instruction boundaries. The meanings of the pack bits for the first operation of each instruction is explained in the table below.

If the instruction contains only one operation, then the rest of the instruction is automatically padded out with NOPs by the instruction fetch logic and the IP is incremented by 4 bytes. If the instruction contains more than one operation, the high 2 bits of the next operation must be examined. Those bits encode the following states:

For those instructions that contain only two non-NOP operations, the instruction is padded with an additional NOP before proceeding forward in the pipeline.

Conditional Execution: All operations may be executed based on a condition (*cond*) specified in a condition register (*cr*). These *cond* states are shown in Table 1.

Other Fields: Table 2 summarizes the other fields that may reside in an operation.

Note that `[field]` in an operation specification indicates that `field` is optional.

Operation Formats: The operation format entry for the operations described below are an indicator as to the decoding required by the hardware. The assembler writer will require this information as well. However, the programmer (user and system) do not need to be concerned with the formats.

Please refer to the *M-Machine Architecture v1.0* for a detailed description of the user visible machine state.

Condition	Encoding	Function
CF	00	conditionally execute if FALSE
CT	01	conditionally execute if TRUE
UA	10	unconditionally execute always
UN	11	unconditionally execute never

Table 1: Condition codes.

src1, src2, src3: integer or fp registers (0–15)
dest: integer or fp register (0–15)
dh: destination H-Thread (0–3), relative addressed
dr: destination register file (INT=0, FP=1)
imm: immediate indicator (for second source: 0 = reg, 1 = imm)
ccdest: condition register destination (0–15)
bank: message composition bank (0,1)
length: message length in words (0–15)
ccsrc1, ccsrc2: condition register source (0–15)
pre: precondition for synchronization (0–3)
post: postcondition for synchronization (0,1)

Table 2: Other fields in operations.

3 Summary of Operations

The complete list of operations supported by the M-Machine architecture is listed in the three following tables. The operations are arranged by execution unit and type. All M-Machine operations are a fixed 32-bits in length. The type of an instruction is based on its exact 32-bit encoding. The M-Machine has several classes of instructions, these are organized into types based on the number/type of operands and the number of bits used to uniquely identify the operation (between 4 and 8). Table 3 lists the operations executed by the integer unit.

Table 3: Integer Unit Operations (43)

Type						
A	add	sub	addu	subu	lea	leab
	and	or	rot	xor	ash	lsh
	insb	insh	extb	exth		
G	empty	ccempty	br	jmp		
P	imm	shoru				
B	setptr	not	mov			
E	ccand	ccor	ccnand			
I	isptr	iserr				
C	ilt	ile	ult	ule	ine	ieq
D	isnd0	igtlb	isnd0p	isnd0pt	isnd1p	isnd1pt
H	ill					

Table 3 lists the operations executed by the memory unit.

Table 4: Memory Unit Operations (34)

Type						
A	ld	luc	st	fst	srs	fsrs
	getcstat	putcstat				
K	ldscnd	ldsu	lds	stscnd	stsu	sts
	fstscnd	fstsu	fsts			
B	not	mov				
R	sstprb					
Z	addu	subu	lea	leab	and	or
	xor	flne				
I	vac					
C	hfork					
H	ill	mbar	fca	hexit		

Table 3 lists the operations executed by the floating point unit.

Table 5: Floating Point Unit Operations (30)

Type						
A	fadd	fsub	fmul	fdiv	hmul	irem
	imul	idiv	imulu	idivu		
G	fmula	fsqrt	itof	ftoi	ftoiu	
	mov	empty				
C	flt	fle	fne	feq		
P	fimm	fshoru				
D	fsnd0	fgtlb	fsnd0p	fsnd0pt	fsnd1p	fsnd1pt
H	ill					



Figure 1: Bit Encodings: Floating Point Unit Operations

4 Bit Encodings

The final bit encodings used for the M-Machine instruction set are presented in Figure 1, Figure 2, and Figure 3.



Figure 2: Bit Encodings: Integer Unit Operations

Figure 3: Bit Encodings: Memory Unit Operations

5 Integer Unit Operations

5.1 Arithmetic Operations

5.1.1 ADD

Format: `ialu` [cond cr] `add` src1, src2, dest

pack	cond	cr	1	0000	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Integer signed addition. The value in *src2* can either be a register name or a short immediate.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval. Returns an Errval on overflow.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

5.1.2 ADDU - add unsigned

Format: `ialu` [cond cr] `addu` src1, src2, dest

pack	cond	cr	1	1000	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Integer unsigned addition. The value in *src2* can either be a register name or a short immediate. Returns a value that is congruent mod 2^n of the actual value on overflow.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

5.1.3 SUB - subtract

Format: `ialu` [cond cr] `sub` src1, src2, dest

pack	cond	cr	1	0001	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Integer signed subtraction. The value in *src2* can either be a register name or a short immediate.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval. Returns an Errval on overflow.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* − *src2*

5.1.4 SUBU - subtract unsigned

Format: `ialu` [cond cr] `subu` src1, src2, dest

pack	cond	cr	1	1001	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Integer unsigned subtraction. The value in *src2* can either be a register name or a short immediate. Returns a value that is congruent mod 2^n of the actual value on overflow.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* − *src2*

5.1.5 ASH - arithmetic shift

Format: `ialu` [cond cr] `ash` src1, src2, dest

pack	cond	cr	1	1110	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Arithmetic shift: Direction is determined by the sign of the src2 (or immediate). A positive sign results in a left shift. A negative sign results in a right shift. During right shifts sign extension is performed on the high order bits.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← ashift(*src1*, *src2*)

5.1.6 LSH - logical shift

Format: `ialu` [cond cr] `lsh` src1, src2, dest

pack	cond	cr	1	1111	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Logical shift: Direction is determined by the sign of the src2 (or immediate). A positive sign results in a left shift. A negative sign results in a right shift. Zeroes are shifted into the MSB during right shifts and into the LSB during left shifts.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← lshift(*src1*, *src2*)

5.1.7 ROT - rotate

Format: `ialu` [cond cr] `rot` src1, src2, dest

pack	cond	cr	1	0111	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Rotate: Direction is determined by the sign of the src2 (or immediate). A positive sign results in a left shift. A negative sign results in a right shift.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← rotate(*src1*, *src2*)

5.1.8 AND - bitwise logical and

Format: `ialu` [cond cr] `and` src1, src2, dest

pack	cond	cr	1	0100	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Bitwise logical AND. If one/both of the inputs is/are *pointer* type the output is still the bitwise logical AND of the operands, but the pointer bit is cleared.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* & *src2*

5.1.9 OR - bitwise logical or

Format: `ialu` [cond cr] `or` src1, src2, dest

pack	cond	cr	1	0101	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Bitwise logical OR. If one/both of the inputs is/are *pointer* type the output is still the bitwise logical OR of the operands, but the pointer bit is cleared.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* | *src2*

5.1.10 XOR - bitwise logical exclusive or

Format: `ialu` [cond cr] `xor` src1, src2, dest

pack	cond	cr	1	0110	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Bitwise logical XOR. If one/both of the inputs is/are *pointer* type the output is still the bitwise logical XOR of the operands, but the pointer bit is cleared.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← *src1* $\oplus$ *src2*

5.1.11 NOT - bitwise logical negation

Format: `ialu` [cond cr] `not` src, dest

pack	cond	cr	001	10	dh	dr	imm	dest	src
2	2	4	3	2	2	1	1	4	11

Form Type: B

Description: Bitwise logical NOT. If the input is *pointer* type the output is still the bitwise logical NEGATION, but the pointer bit is cleared.

Errval/Exceptions:

If the source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
dest← $\neg$*src*

5.2 Byte Manipulation

5.2.1 EXTB - extract byte

Format: `ialu` [cond cr] `extb` src1, src2, dest

pack	cond	cr	1	1100	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Extracts a byte from *src1* and places it in the low byte of *dest*. The position of the byte is specified by the low 3 bits of *src2*. The rest of the bits in *dest* are zeroed out.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
tmp← *src1* ≫ (*src2* ≪ 3)
dest← tmp & 0xff

5.2.2 EXTH - extract halfword

Format: `ialu` [cond cr] `exth` src1, src2, dest

pack	cond	cr	1	1101	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Extracts a halfword (4 bytes) from *src1* and places it in the low four bytes of *dest*. The position of the halfword is specified by the third least significant bit (bit 2) of *src2*. The rest of the bits in *dest* are zeroed out.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
tmp← *src1* ≫ ((*src2* & 0x4) ≪ 3)
dest← tmp & 0xffffffff

5.2.3 INSB - insert byte

Format: `ialu` [cond cr] `insb` src1, src2, dest

pack	cond	cr	1	1010	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Inserts the byte located in the low bits of the register *src2* (or immediate) into a byte location of the word in register *src1*. The byte location is specified in bits 32–34 (a number from 0–7) in register *src2*.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation:
if(test(*cond*, *cr*))
tmp1← ((*src2* ≫ 32) & 0x7) ≪ 3
tmp2← *src1* & ¬(0xff ≪ tmp1)
dest← tmp2 | ((*src2* & 0xff) ≪ tmp1)

5.2.4 INSH - insert halfword

Format: `ialu` [cond cr] `insh` src1, src2, dest

pack	cond	cr	1	1011	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Inserts the halfword located in the 32 bits of the register *src2* (or immediate) into a halfword location of the word in register *src1*. The halfword location is specified in bit 34 (0, 1) in register *src2*.

Errval/Exceptions:

If either source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation:
if(test(*cond*, *cr*))
tmp1← ((*src2* ≫ 32) & 0x4) ≪ 3
tmp2← *src1* & ¬(0xffffffff ≪ tmp1)
dest← tmp2 | ((*src2* & 0xffffffff) ≪ tmp1)

5.3 Comparison Operations

5.3.1 ILT - integer less than

Format: `ialu` [cond cr] `ilt` src1, src2, ccdest

pack	cond	cr	000	10000	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the signed integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* < *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation:
if(test(*cond*, *cr*))
ccdest← *src1* < *src2*

5.3.2 ILE - integer less than or equal

Format: `ialu` [cond cr] `ile` src1, src2, ccdest

pack	cond	cr	000	10001	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the signed integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* $\leq$ *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest$\leftarrow$ *src1* $\leq$ *src2*

5.3.3 ULT - unsigned less than

Format: `ialu` [cond cr] `ult` src1, src2, ccdest

pack	cond	cr	000	10010	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the unsigned integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* $<$ *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest$\leftarrow$ *src1* $<$ *src2*

5.3.4 ULE - unsigned less than or equal

Format: `ialu` [cond cr] `ule` src1, src2, ccdest

pack	cond	cr	000	10011	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the unsigned integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* $\leq$ *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* $\leq$ *src2*

5.3.5 INE - integer not equal

Format: `ialu` [cond cr] `ieq` src1, src2, ccdest

pack	cond	cr	000	10100	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the signed integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* $\neq$ *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* $\neq$ *src2*

5.3.6 IEQ - integer equal

Format: `ialu` [cond cr] `ieq` src1, src2, ccdest

pack	cond	cr	000	10101	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the signed integer in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* = *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* == *src2*

5.3.7 CCAND - condition code logical and

Format: `ialu` [cond cr] `ccand` ccsrc1, ccsrc2, ccdest

pack	cond	cr	000	11100	imm	ccdest	ccsrc2	ccsrc1
2	2	4	3	5	1	4	7	4

Form Type: E

Description: Performs the logical "and" of the contents of condition registers *src1* and *src2*. The source operands may be any local or global condition registers. The destination may be a local or a writable global condition register.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← *ccsrc1* && *ccsrc2*

5.3.8 CCOR - condition code logical or

Format: `ialu` [cond cr] `ccor` ccsrc1, ccsrc2, ccdest

pack	cond	cr	000	11101	imm	ccdest	ccsrc2	ccsrc1
2	2	4	3	5	1	4	7	4

Form Type: E

Description: Performs the logical "or" of the contents of condition registers *src1* and *src2*. The source operands may be any local or global condition registers. The destination may be a local or a writable global condition register.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← *ccsrc1* || *ccsrc2*

5.3.9 CCNAND - condition code logical nand

Format: `ialu` [cond cr] `ccnand` ccsrc1, ccsrc2, ccdest

pack	cond	cr	000	11110	imm	ccdest	ccsrc2	ccsrc1
2	2	4	3	5	1	4	7	4

Form Type: E

Description: Performs the logical "nand" of the contents of condition registers *src1* and *src2*. The source operands may be any local or global condition registers. The destination may be a local or a writable global condition register.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation: if(test(*cond*, *cr*))
ccdest← ¬(*ccsrc1* && *ccsrc2*)

5.4 Data Movement

5.4.1 MOV - move register

Format: `ialu` [cond cr] `mov` src, dest

pack	cond	cr	001	11	dh	dr	imm	dest	src
2	2	4	3	2	2	1	1	4	11

Form Type: B

Description: Moves value from *src* to *dest*. *Preserves* the RSZ bit.

Errval/Exceptions:

If the source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation:
```
if(test(cond, cr))
    dest← src
```

5.4.2 EMPTY - unset register presence bits

Format: `ialu` [cond cr] `empty` src

pack	cond	cr	01	100	val	imm	src
2	2	4	2	3	3	1	15

Form Type: G

Description: Sets the register presence bits to empty. The low 16 bits of *src* are a bitmask indicating which registers to empty. A "1" in position i means that register i is to be emptied. The eighteen bits of immediate are split between the *val* field and the *src* field.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation:
```
if(test(cond, cr))
    tmp←src & 0xffff
    for(i=0; i<16; i++)
        if(tmp & 0x1 == 1)
            REG(i).status ← 0
        tmp←tmp ≫ 1
```

5.4.3 CCEMPTY - unset condition register presence bits

Format: `ialu` [cond cr] `ccempty` src

pack	cond	cr	01	101	val	imm	src
2	2	4	2	3	3	1	15

Form Type: G

Description: Sets the condition register presence bits to empty. The low 16 bits of *src* are a bitmask indicating which registers to empty. A "1" in position i means that register i is to be emptied. The local condition registers specified in the low 4 bits, while the writable global condition registers are specified in bits 8 and 9. The eighteen bits of immediate are split between the *val* field and the *src* field. The eighteen bits of immediate are split between the *val* field and the *src* field.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception if either source operands are Errvals.

Operation:

```
if(test(cond, cr))
    tmp←src & 0xffff
    for(i=0; i<4; i++)
        if(tmp & 0x1 == 1)
            CCREG(local, i).status ← 0
        tmp←tmp ≫ 1
    tmp←tmp ≫ 4
    for(i=0; i<2; i++)
        if(tmp & 0x1 == 1)
            CCREG(global, i).status ← 0
        tmp←tmp ≫ 1
```

5.5 Control Flow Operations

5.5.1 BR - branch

Format: `ialu` [cond cr] `br` src

pack	cond	cr	01	110	val	imm	src
2	2	4	2	3	3	1	15

Form Type: G

Description: Control flow change. Branch target is IP relative and the number specified in *src* is the relative number of bytes. Note that it is the programmer's (or assembler's) responsibility to ensure that all branch targets are on halfword boundaries and are to the beginning of a valid instruction. The eighteen bits of immediate are split between the *val* field and the *src* field. The M-Machine architecture has three (3) branch delay slots.

Errval/Exceptions:

If the resulting IP causes a segment violation, the output is an ErrVal.

Causes an exception if the source operand is an Errval.

Operation:

```
if(test(cond, cr))
    IP← IP + src
```

5.5.2 JMP - jump

Format: `ialu` [cond cr] `jmp` src

pack	cond	cr	01	111	val	imm	src
2	2	4	2	3	3	1	15

Form Type: G

Description: Control flow change to computed jump target. The jump target is contained in *src*. The eighteen bits of immediate are split between the *val* field and the *src* field. The M-Machine architecture has three (3) delay slots after a jump.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception under the following conditions"

1. The source operand is an Errval.
2. Permission violation.
3. Source operand is an integer.

Operation: if(test(*cond*, *cr*))
IP$\leftarrow$ *src*

5.5.3 ILL - illegal instruction

Format: `ialu` [cond cr] `ill`

pack	cond	cr	000	00000	0
2	2	4	3	5	16

Form Type: H

Description: Causes an illegal instruction exception when executed.

Errval/Exceptions:

Generates *no* Errval's.

Causes an exception on excecution.

Operation: if(test(*cond*, *cr*))
Illegal instruction fault

5.6 Address Calculation

5.6.1 LEA - load effective address

Format: `ialu` [cond cr] `lea` src1, src2, dest

pack	cond	cr	1	0010	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Creates a new pointer by adding the integer contents of the register *src2* to the address of the pointer in *src1*, storing the result into register *dest*. A fault is signalled if the operation creates a pointer outside the segment of the original pointer.

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

5.6.2 LEAB - load effective address from base

Format: `ialu` [cond cr] `leab` src1, src2, dest

pack	cond	cr	1	0011	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Creates a new pointer by adding the integer contents of the register *src2* to the segment base of the pointer in *src1*, storing the result into register *dest*. A fault is signalled if the operation creates a pointer outside the segment of the original pointer.

Operation: if(test(*cond*, *cr*))
dest← Ptr_base(*src1*) + *src2*

5.6.3 SETPTR - set pointer bit

Format: `ialu` [cond cr] `setptr` src, dest

pack	cond	cr	001	00	dh	dr	imm	dest	src
2	2	4	3	2	2	1	1	4	11

Form Type: B

Description: Sets the pointer bit of the contents of register *src* and places the result in register *dest*. A SETPTR performed on an existing pointer results in a pass through. This operation is privileged and may only be executed in privileged mode.

Errval/Exceptions:

Generates an Errval if either the source operand was an Errval or if the integer bit pattern results in an Errval.

Causes an exception if issuing thread is not privileged.

Operation: if(test(*cond*, *cr*))
tmp← *src1*
tmp.ptr← 1
dest← tmp1

5.6.4 ISPTR - test pointer bit

Format: `ialu` [cond cr] `isptr` src, ccdest

pack	cond	cr	000	11001	0	ccdest	0	src
2	2	4	3	5	1	4	4	7

Form Type: I

Description: Checks the pointer bit of the value in register *src*, placing "1" in *ccdest* if *src* is a pointer, and "0" otherwise.

Errval/Exceptions:

Generates *no* Errval's.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
ccdest← *src*.ptr

5.6.5 ISERR - test for *Errval*

Format: `ialu` [cond cr] `iserr` src, ccdest

pack	cond	cr	000	11000	0	ccdest	0	src
2	2	4	3	5	1	4	4	7

Form Type: I

Description: Checks the pointer bit and permission fields of the value in register *src*, placing "1" in *ccdest* if *src* is an *Errval*, and "0" otherwise.

Errval/Exceptions:

Generates *no* Errval's.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
if((*src*.permission == *Error Value*) && (*src*.ptr))
ccdest← 1
else
ccdest← 0

5.7 Immediate Operations

5.7.1 SHORU - shift & or unsigned 16-bit immediate

Format: `ialu` [cond cr] `shoru` val, dest

pack	cond	cr	010	0	val	dest
2	2	4	3	1	16	4

Form Type: P

Description: Left shift (*Logical*) the value in *dest* 16 bits and "bitwise OR" the 16-bit immediate specificed in *val* into the 16 lowest bits of *dest*. No sign extension is performed on the result.

Errval/Exceptions:

If the source operand is an Errval, then the output is an Errval.

Causes *no* exceptions.

Operation: if(test(*cond*, *cr*))
tmp← left lshift(*dest*)
dest← *tmp* | *val*

5.7.2 IMM - create 16-bit immediate

Format: `ialu` [cond cr] `imm` val, dest

pack	cond	cr	010	1	val	dest
2	2	4	3	1	16	4

Form Type: P

Description: Create the 16-Bit immediate specified by *val* and place into *dest*. Sign extension *is* performed.

Errval/Exceptions:

Generates *no* Errval's.

Causes *no* exceptions.

Operation:
```
if(test(cond, cr))
    dest← SEXT(val)
```

5.8 Configuration Space Operations

5.8.1 IGTLB - GTLB Access

Format: `ialu` [cond cr] `igtlb`, length, src1, src2, ccdest

pack	cond	cr	000	01001	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically perform a transaction on the GTLB - read, write or probe.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← GTLB_Translate(src1)
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if( (GTLB_Translate(src1) == HIT) && (count = length))
         ccdest← 1
    else
         ccdest← 0
```

5.9 Communication Operations

5.9.1 ISND0 - send priority 0 message

Format: `ialu` [cond cr] `isnd0`, length, src1, src2, ccdest

pack	cond	cr	000	01000	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The message destination address (a virtual address) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. The *src1* value is translated into a node identifier automatically by the GTLB. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The integer register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register i4.

Operation:

```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← GTLB_Translate(src1)
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if( (GTLB_Translate(src1) == HIT) && (count = length))
         ccdest← 1
    else
         ccdest← 0
```

5.9.2 ISND0P - send priority 0 message physical

Format: `ialu` [cond cr] `isnd0p`, length, src1, src2, ccdest

pack	cond	cr	000	01010	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The message destination address (a *physical* node number) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The integer register file contains the message body and the the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register i4.

Operation:

```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if( count = length)
         ccdest← 1
    else
         ccdest← 0
```

5.9.3 ISND0PT - send priority 0 message physical, no trottling

Format: `ialu` [cond cr] `isnd0pt`, length, src1, src2, ccdest

pack	cond	cr	000	01011	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The outgoing message counter is not automatically decremented. The message destination address (a *physical* node number) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The integer register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register i4.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if(count = length)
         ccdest← 1
    else
         ccdest← 0
```

5.9.4 ISND1P - send priority 1 message physical

Format: `ialu` [cond cr] `isnd1p`, length, src1, src2, ccdest

pack	cond	cr	000	01100	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 1 message from the message composition registers. The message destination address (a *physical* node identifier) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The integer register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register i4.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
```

```
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if(count = length)
        ccdest← 1
    else
        ccdest← 0
```

5.9.5 ISND1PT - send priority 1 message physical, no trottling

Format: `ialu` [cond cr] `isnd1pt`, length, src1, src2, ccdest

pack	cond	cr	000	01101	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 1 message from the message composition registers. The outgoing message counter is not automatically decremented. The message destination address (a *physical* node identifier) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The integer register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register i4.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if(count = length)
        ccdest← 1
    else
        ccdest← 0
```

6 Memory Unit Operations

6.1 Standard Memory Access

6.1.1 LD - load register

Format: `memu` [cond cr] `ld` src1, [src2,] dest

pack	cond	cr	1	0000	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Load a word from memory into a register and post-increment the pointer. The memory address is a pointer contained in register *src1*, and the result is written to register *dest*. The *src2* field specifies an offset to add to the pointer in *src1* after the memory operation is issued. The post-incremented pointer is stored back in *src1*.

The synchronization bit located in the address indicated by *src1* is copied into the RSZ bit of the register indicated by *dest*.

Operation: if(test(*cond*, *cr*))
dest← MEM(*src1*)
dest.RSZ← MEM(*src1*).sync
src1← *src1* + *src2*

6.1.2 ST - store integer register

Format: `memu` [cond cr] `st` src1, [src2,] dest

pack	cond	cr	1	1000	0	1	dest	src2	src1
2	2	4	1	4	3	1	4	7	4

Form Type: A

Description: Store a word from an integer register into memory and post-increment the pointer. The memory address is a pointer contained in integer register *dest*, and the source is an integer register specified in *src1*. The *src2* field specifies an immediate offset that is to be added to the pointer. The post-incremented pointer is stored back in *dest*.

The synchronization bit located in the address indicated by *dest* is unchanged.

Operation: if(test(*cond*, *cr*))
MEM(*dest*)← REG(int, *src1*)
dest← *dest* + *src2*

6.1.3 FST - store floating point register

Format: `memu` [cond cr] `fst` src1, [src2,] dest

pack	cond	cr	1	1100	0	imm	dest	src2	src1
2	2	4	1	4	3	1	4	7	4

Form Type: A

Description: Store a word from a floating point register into memory and post-increment the pointer. The memory address is a pointer contained in integer register *dest*, and the source is a floating point register specified in *src1*. The *src2* field specifies an offset that is to be added to the pointer. The post-incremented pointer is stored back in *dest*.

The synchronization bit located in the address indicated by *dest* is unchanged.

Operation:
```
if(test(cond, cr))
    MEM(dest)← REG(fp, src1)
    dest← dest + src2
```

6.2 Synchronizing Operations

6.2.1 LDS - load register and synchronize

Format: `memu` [cond cr] `lds` pre, post, src, dest

pack	cond	cr	011	0000	0	dh	dr	dest	pre	post	src
2	2	4	3	4	3	2	1	4	2	1	4

Form Type: K

Description: Load a word from memory into a register and check the synchronization state. The memory address is a pointer contained in register *src*, and the result is written to register *dest*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the load completes and the synchronization bit of the location is set to the postcondition *post*. Otherwise, a synchronization fault occurs.

The synchronization bit located in the address indicated by *src1* is copied into the RSZ bit of the register indicated by *dest*.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    tmp.RSZ ← MEM(src).sync
    if(tmp.sync ∈ SyncStates(pre))
        MEM(src).sync ← post
        dest← tmp
        dest.RSZ← tmp.RSZ
    else
        FAULT(Sync_Failure)
```

6.2.2 LDSU - load register and synchronize, unfaulting

Format: `memu` [cond cr] `ldsu` pre, post, src, dest, ccdest

pack	cond	cr	011	0001	ccdest	dh	dr	dest	pre	post	src
2	2	4	3	4	3	2	1	4	2	1	4

Form Type: K

Description: Load a word from memory into a register and check the synchronization state. The memory address is a pointer contained in register *src*, and the result is written to register *dest*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the load completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned in *ccdest*. If the synchronization bit does not match the precondition, or a block status miss occurs, the load is aborted, and FALSE is returned in *ccdest*, a local condition register. LTLB misses occur in the normal manner.

The synchronization bit located in the address indicated by *src1* is copied into the RSZ bit of the register indicated by *dest*.

Operation:

```
if(test(cond, cr))
    tmp ← MEM(src)
    tmp.RSZ ← MEM(src).sync
    if((tmp.sync ∈ SyncStates(pre)) and no fault)
        MEM(src).sync ← post
        dest← tmp
        dest.RSZ← tmp.RSZ
        ccdest← TRUE
    else
        ccdest← FALSE
```

6.2.3 LDSCND - load register and synchronize, conditional

Format: `memu` [cond cr] `ldscnd` pre, post, src, dest, ccdest

pack	cond	cr	011	0010	ccdest	dh	dr	dest	pre	post	src
2	2	4	3	4	3	2	1	4	2	1	4

Form Type: K

Description: Load a word from memory into a register and check the synchronization state. The memory address is a pointer contained in register *src*, and the result is written to register *dest*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the load completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned in *ccdest*. Otherwise, FALSE is returned in *ccdest*, a local condition register. LTLB and block status misses cause the usual faults to occur.

Operation:

```
if(test(cond, cr))
    tmp ← MEM(src)
    tmp.RSZ ← MEM(src).sync
    if(tmp.sync ∈ SyncStates(pre))
        MEM(src).sync ← post
        dest← tmp
        dest.RSZ← tmp.RSZ
        ccdest← TRUE
    else
        ccdest← FALSE
```

6.2.4 STS - store integer register and synchronize

Format: `memu` [cond cr] `sts` pre, post, src, dest

pack	cond	cr	011	1000	0	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is an integer register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes and the synchronization bit of the location is set to the postcondition *post*. Otherwise, a synchronization fault occurs.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if(tmp.sync ∈ SyncStates(pre))
        MEM(dest)← REG(int, src)
        MEM(dest).sync ← post
    else
        FAULT(Sync_Failure)
```

6.2.5 STSU - store integer register and synchronize, unfaulting

Format: `memu` [cond cr] `stsu` pre, post, src, dest, ccdest

pack	cond	cr	011	1001	ccdest	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is an integer register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned in *ccdest*, a local condition register. If the synchronization bit does not match the precondition, or a block status miss occurs, the store does not occur, and FALSE is returned in *ccdest*. LTLB miss faults are taken normally.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if((tmp.sync ∈ SyncStates(pre)) and no fault)
        MEM(dest)← REG(int, src)
        MEM(dest).sync ← post
        ccdest← TRUE
    else
        ccdest ← FALSE
```

6.2.6 STSCND - store integer register and synchronize, conditional

Format: `memu` [cond cr] `stscnd` pre, post, src, dest, ccdest

pack	cond	cr	011	1010	ccdest	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is an integer register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned in *ccdest*, a local condition register. Otherwise, FALSE is returned in *ccdest*. LTLB and block status misses cause the usual faults to occur.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if(tmp.sync ∈ SyncStates(pre))
        MEM(dest)← REG(int, src)
        MEM(dest).sync ← post
        ccdest← TRUE
    else
        ccdest← FALSE
```

6.2.7 FSTS - store fp register and synchronize

Format: `memu` [cond cr] `fsts` pre, post, src, dest

pack	cond	cr	011	1100	0	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is a floating point register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes and the synchronization bit of the location is set to the postcondition *post*. Otherwise, a synchronization fault occurs.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if(tmp.sync ∈ SyncStates(pre))
        MEM(dest)← REG(fp, src)
        MEM(dest).sync ← post
    else
        FAULT(Sync_Failure)
```

6.2.8 FSTSU - store fp register and synchronize, unfaulting

Format: `memu` [cond cr] `fstsu` pre, post, src, dest, ccdest

pack	cond	cr	011	1101	ccdest	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is a floating point register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned into *ccdest*. If the synchronization bit does not match the precondition, or a block status miss occurs, the store does not complete, and FALSE is returned in *ccdest*. LTLB miss faults occur as usual.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if((tmp.sync ∈ SyncStates(pre)) and no fault)
        MEM(dest)← REG(fp, src)
        MEM(dest).sync ← post
        CCDEST ← TRUE
    else
        CCDEST ← FALSE
```

6.2.9 FSTSCND - store fp register and synchronize, conditional

Format: `memu` [cond cr] `fstscnd` pre, post, src, dest, ccdest

pack	cond	cr	011	1110	ccdest	0	dest	pre	post	src
2	2	4	3	4	3	3	4	2	1	4

Form Type: K

Description: Store a word into memory and check the synchronization state. The memory address is a pointer contained in integer register *dest*, and the source is a floating point register specified in *src*. The synchronization state is checked in the memory system. If the synchronization bit matches a state specified by the encoding of the precondition *pre*, then the store completes, the synchronization bit of the location is set to the postcondition *post*, and TRUE is returned it *ccdest*. Otherwise, the store does not complete, and FALSE is returned in *ccdest*. LTLB and block status misses cause the usual faults to occur.

Operation:
```
if(test(cond, cr))
    tmp ← MEM(src)
    if(tmp.sync ∈ SyncStates(pre))
        MEM(dest)← REG(fp, src)
        MEM(dest).sync ← post
        ccdest ← TRUE
    else
        ccdest ← FALSE
```

6.3 Uncached Operations

6.3.1 LUC - load register uncached

Format: `memu` [cond cr] `luc` src1, [src2,] dest

pack	cond	cr	1	0001	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Load a word from memory into a register and post-increment the pointer, but do not load the line into the cache. The memory address is a pointer contained in register *src1*, and the result is written to register *dest*. The *src2* field specifies an offset to add to the pointer in *src1* after the memory operation is issued. The post-incremented pointer is stored back in *src1*.

The synchronization bit located in the address indicated by *src1* is copied into the RSZ bit of the register indicated by *dest*.

Operation: if(test(*cond*, *cr*))
dest← MEM(*src1*)
dest.RSZ← MEM(*src1*).sync
src1← *src1* + *src2*

6.4 Address Calculation

6.4.1 LEA - load effective address

Format: `memu` [cond cr] `lea` src1, src2, dest

pack	cond	cr	0	11010	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description: Creates a new pointer by adding the integer contents of the register *src2* to the address of the pointer in *src1*, storing the result into register *dest*. A fault is signalled if the operation creates a pointer outside the segment of the original pointer.

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

6.4.2 LEAB - load effective address from base

Format: `memu` [cond cr] `leab` src1, src2, dest

pack	cond	cr	0	11011	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description: Creates a new pointer by adding the integer contents of the register *src2* to the segment base of the pointer in *src1*, storing the result into register *dest*. A fault is signalled if the operation creates a pointer outside the segment of the original pointer.

Operation: if(test(*cond*, *cr*))
dest← Ptr_base(*src1*) + *src2*

6.4.3 ILL - illegal instruction

Format: `ialu` [cond cr] `ill`

pack	cond	cr	000	00000	0
2	2	4	3	5	16

Form Type: H

Description: Cause an illegal instruction exception.

Operation: if(test(*cond*, *cr*))
Illegal instruction fault

6.5 Special Memory Operations

6.5.1 SRS - store integer register, replace sync bit

Format: `memu` [cond cr] `srs` src1, [src2,] dest

pack	cond	cr	1	1010	0	1	dest	src2	src1
2	2	4	1	4	3	1	4	7	4

Form Type: A

Description: Store a word into memory. The memory address is a pointer contained in integer register *dest*, and the source is an integer register specified in *src1*. The RSZ bit of *src1* is stored into memory and replaces the synchronization bit of the address contained in *dest*. The *src2* field specifies an offset that is to be added to the pointer. The post-incremented pointer is stored back in *dest*.

Operation: if(test(*cond*, *cr*))
MEM(*dest*)← REG(int, *src1*)
MEM(*dest*).sync ← REG(int, *src1*).RSZ
dest← *dest* + *src2*

6.5.2 FSRS - store fp register, replace sync bit

Format: `memu` [cond cr] `fsrs` src1, [src2,] dest

pack	cond	cr	1	1011	0	imm	dest	src2	src1
2	2	4	1	4	3	1	4	7	4

Form Type: A

Description: Store a word into memory. The memory address is a pointer contained in floating-point register *dest*, and the source is a floating point register specified in *src1*. The RSZ bit of *src1* is stored into memory and replaces the synchronization bit of the address contained in *dest*. The *src2* field specifies an offset that is to be added to the pointer. The post-incremented pointer is stored back in *dest*.

Operation: if(test(*cond*, *cr*))
MEM(*dest*)← REG(fp, *src1*)
MEM(*dest*).sync ← REG(fp, *src1*).RSZ
dest← *dest* + *src2*

6.5.3 FLNE - flush cache line

Format: `memu` [cond cr] `flne` src1[, src2]

pack	cond	cr	000	11111	imm	0	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description: Flush cache of line containing the location specified in integer register *src1*, and increment *src1* by *src2*. If the line is not in the cache, no action is taken.

Operation:
if(test(*cond*, *cr*))
    Flush_Cache_Line(*src1*)
    src1 ← *src1* + *src2*

6.5.4 FCA - flush cache

Format: `memu` [cond cr] `fca`

pack	cond	cr	000	00011	0
2	2	4	3	5	16

Form Type: H

Description: Flush all lines from the cache. This is a privileged operation and may only be executed in supervisor mode.

Operation:
if(test(*cond*, *cr*))
    Flush_Cache()

6.5.5 GETCSTAT - read cache line status

Format: `memu` [cond cr] `getcstat` src1, [src2,] dest

pack	cond	cr	1	0111	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Load cache status bits for the line containing the location specified in integer register *src1* into the low two bits of integer register *dest*. If the line is not in the cache, a cache miss must first be handled. The pointer in *src1* is incremented by *src2*.

Operation:
if(test(*cond*, *cr*))
    dest ← Cache_Status(*src1*)
    src1 ← *src1* + *src2*

6.5.6 PUTCSTAT - write cache line status

Format: `memu` [cond cr] `putcstat` src, dest

pack	cond	cr	1	1111	imm	0	dest	src1
2	2	4	1	4	1	3	4	11

Form Type: A

Description: Store low two bits of integer register *src1* into the cache status bits for line containing the location specified in integer register *dest*. If the line is not in the cache, a cache miss must first be handled. If the *imm* bit is set, *src1* is treated as a short immediate. This is a privileged operation and may only be executed in supervisor mode.

Operation:
```
if(test(cond, cr))
    Cache_Status(dest) ← src & 0x3
```

6.5.7 MBAR - memory barrier

Format: **memu** [cond cr] **mbar**

pack	cond	cr	000	00010	0
2	2	4	3	5	16

Form Type: H

Description: Stalls until all outstanding load operations have returned.

Operation:
```
while(MemCounter > 0)
    stall
```

6.6 Thread Management Operations

6.6.1 HFORK - fork H-Thread

Format: **memu** [cond cr] **hfork** src1, src2, ccdest

pack	cond	cr	000	01100	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Forks a thread into a neighboring H-Thread slot in the current V-Thread; *src1* contains the IP for the new thread and *src2* indicates which H-Thread slot to use. Thread slot identifiers are relative to the current H-Thread: *src2* indicates the number of clusters to the right on which the new thread should execute. If a thread is already running there, "0" is returned in *ccdest* and the hfork is aborted. Otherwise, "1" is returned in *ccdest*, which is a local condition register.

Operation:
```
if(test(cond, cr))
        newslot ← (current_H-Thread + src2) % 4
    if(VACANT(newslot) == 1)
        newslot.ip ← src1
        ccdest ← 1
        VACANT(newslot) ← 0
    else
        ccdest ← 0
```

6.6.2 HEXIT - terminate H-Thread

Format: `memu` [cond cr] `hexit`

pack	cond	cr	000	00110	0
2	2	4	3	5	16

Form Type: H

Description: Exits the H-Thread slot by setting the VACANT bit.

Operation:
```
if(test(cond, cr))
    VACANT(current_slot) ← 0
```

6.6.3 VAC - acquire v-thread slot

Format: `memu` [cond cr] `vac` src, dest, ccdest

pack	cond	cr	000	10100	imm	ccdest	dest	src
2	2	4	3	5	1	4	4	7

Form Type: I

Description: Acquires the V-Thread slot specified in *src*, and places the configuration space pointer for the slot in *dest*. If the thread is already acquired, "0" is returned in *ccdest* and the operation is aborted. Otherwise, "1" is written to *ccdest*, a local condition register.

Operation:
```
if(test(cond, cr))
    if(ACQUIRED(src) == 1)
        ccdest← 0
    else
        ACQUIRED(src) ← 1
        dest← CSpacePtr(src)
        ccdest← 1
```

6.6.4 SSTPRB - probe slot status table

Format: `memu` [cond cr] `sstprb` src, dest, ccdest

pack	cond	cr	001	0001	ccdest	dh	dr	dest	0	src
2	2	4	3	4	3	2	1	4	3	4

Form Type: R

Description: Probes the slot status table associatively with a pointer specified in *src*. If an entry with the same pointer is found, the configuration space pointer for the slot is returned in *dest* and "1" is returned in *ccdest*, a local condition register. If no entry is found, "0" is returned in *ccdest*. This is a privileged operation.

Operation:
```
if(test(cond, cr))
    tmp = SST_Lookup(src)
    if(temp == NULL)
        ccdest← 0
    else
        dest← tmp
        ccdest← 1
```

6.7 Arithmetic Operations

These arithmetic operation are meant to enhance the capability of the memory unit without adding any additional hardware. Thus no comparison operations are included and all destinations must be in the integer register file.

6.7.1 ADDU - integer add, unsigned

Format: **memu** [cond cr] **addu** src1, src2, dest

pack	cond	cr	0	11000	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description: The value in *src2* can either be a register name or a short immediate. Returns a value that is congruent mod 2^n of the actual value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

6.7.2 SUBU - integer subtract, unsigned

Format: **memu** [cond cr] **subu** src1, src2, dest

pack	cond	cr	0	11001	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description: The value in *src2* can either be a register name or a short immediate. Returns a value that is congruent mod 2^n of the actual value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* − *src2*

6.7.3 MOV - move register

Format: **memu** [cond cr] **mov** src, dest

pack	cond	cr	001	11	0	imm	dest	src
2	2	4	3	2	3	1	4	11

Form Type: B

Description:

Operation: if(test(*cond*, *cr*))
dest← *src*

6.7.4 AND - bitwise logical and

Format: `memu` [cond cr] `and` src1, src2, dest

pack	cond	cr	0	11100	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* & *src2*

6.7.5 OR - bitwise logical or

Format: `memu` [cond cr] `or` src1, src2, dest

pack	cond	cr	0	11101	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* | *src2*

6.7.6 XOR - bitwise logical exclusive or

Format: `memu` [cond cr] `xor` src1, src2, dest

pack	cond	cr	0	11110	imm	dest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: Z

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* ⊕ *src2*

6.7.7 NOT - bitwise logical negation

Format: `memu` [cond cr] `not` src, dest

pack	cond	cr	001	10	0	imm	dest	src
2	2	4	3	2	3	1	4	11

Form Type: B

Description:

Operation: if(test(*cond*, *cr*))
dest← ¬*src*

7 Floating Point Unit Operations

7.1 FP Arithmetic Operations

7.1.1 FADD - floating point add

Format: `falu` [cond cr] `fadd` src1, src2, dest

pack	cond	cr	1	0000	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* + *src2*

7.1.2 FSUB - floating point subtract

Format: `falu` [cond cr] `fsub` src1, src2, dest

pack	cond	cr	1	0001	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* - *src2*

7.1.3 FMUL - floating point multiply

Format: `falu` [cond cr] `fmul` src1, src2, dest

pack	cond	cr	1	0010	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* × *src2*

7.1.4 FDIV - floating point divide

Format: `falu` [cond cr] `fdiv` src1, src2, dest

pack	cond	cr	1	0011	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* ÷ *src2*

7.1.5 HMUL - fixed point multiply

Format: `falu` [cond cr] `hmul` src1, src2, dest

pack	cond	cr	1	0110	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Multiplies the fixed point numbers in *src1* and *src2* from the floating point register file and stores the result back into register *dest*. The source operands are assumed to be normalized binary numbers between 0 and 1, with the binary point between the sign bit and the next most significant bit. The result is renormalized to be a binary number between 0 and 1.

Operation: if(test(*cond*, *cr*))
dest← *src1* × *src2*

7.1.6 FMULA - floating point multiply and add

Format: `falu` [cond cr] `fmula` src1, src2, src3, dest

pack	cond	cr	01	000	dh	dr	s3msb	dest	src3	src2	src1
2	2	4	2	3	2	1	1	4	3	4	4

Form Type: G

Description: Multiplies the two floating point numbers in *src1* and *src2* and adds the result to the value in *src3* before storing back into register *dest*. The value of *src3* is split between *s3msb* and *src3*.

Operation: if(test(*cond*, *cr*))
dest← (*src1* × *src2*) + *src3*

7.1.7 FSQRT - floating point square root

Format: `falu` [cond cr] `fsqrt` src, dest

pack	cond	cr	01	010	dh	dr	imm	dest	src
2	2	4	2	3	2	1	1	4	11

Form Type: G

Description:

Operation: if(test(*cond*, *cr*))
dest← $\sqrt{src}$

7.2 Integer Arithmetic Operations

7.2.1 IMUL - integer multiply

Format: `falu` [cond cr] `imul` src1, src2, dest

pack	cond	cr	1	1010	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Returns an error value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* × *src2*

7.2.2 IDIV - integer divide

Format: `falu` [cond cr] `idiv` src1, src2, dest

pack	cond	cr	1	1011	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Returns an error value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* ÷ *src2*

7.2.3 IREM - integer remainder

Format: `falu` [cond cr] `irem` src1, src2, dest

pack	cond	cr	1	1011	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Returns an error value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* ÷ *src2*

7.2.4 IMULU - unsigned integer multiply

Format: `falu` [cond cr] `imulu` src1, src2, dest

pack	cond	cr	1	1110	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description: Returns a value that is a congruent mod 2^n of the actual value on overflow.

Operation: if(test(*cond*, *cr*))
dest← *src1* × *src2*

7.2.5 IDIVU - unsigned integer divide

Format: `falu` [cond cr] `idivu` src1, src2, dest

pack	cond	cr	1	1111	dh	dr	imm	dest	src2	src1
2	2	4	1	4	2	1	1	4	7	4

Form Type: A

Description:

Operation: if(test(*cond*, *cr*))
dest← *src1* ÷ *src2*

7.3 Data Movement

7.3.1 MOV - move register

Format: `falu` [cond cr] `mov` src, dest

pack	cond	cr	01	111	dh	dr	imm	dest	src
2	2	4	2	3	2	1	1	4	11

Form Type: G

Description: Moves value from *src* to *dest*.

Operation: if(test(*cond*, *cr*))
dest← *src*

7.3.2 EMPTY - unset register presence bits

Format: `falu` [cond cr] `empty` src

pack	cond	cr	01	100	val	imm	src
2	2	4	2	3	3	1	15

Form Type: G

Description: Sets the register presence bits to empty. The low 16 bits of *src* are a bitmask indicating which registers to empty. A 1 in position i means that register i is to be emptied.

Operation:
```
if(test(cond, cr))
    tmp←src & 0xffff
    for(i=0; i<16; i++)
        if(tmp & 0x1 == 1)
            REG(i).status ← 0
        tmp←tmp ≫ 1
```

7.3.3 ILL - illegal instruction

Format: `falu` [cond cr] `ill`

pack	cond	cr	000	00000	0
2	2	4	3	5	16

Form Type: H

Description: Cause an illegal instruction exception.

Operation: if(test(*cond*, *cr*))
Illegal instruction fault

7.4 Data Conversion

7.4.1 ITOF - integer to floating point conversion

Format: `falu` [cond cr] `itof` src, dest

pack	cond	cr	01	101	dh	dr	imm	dest	src
2	2	4	2	3	2	1	1	4	11

Form Type: G

Description: Converts the integer in *src* to IEEE double precision format, storing the result in register *dest*.

Operation: if(test(*cond*, *cr*))
dest← (double)*src*

7.4.2 FTOI - floating point to signed integer conversion

Format: `falu` [cond cr] `ftoi` src, dest

pack	cond	cr	01	001	dh	dr	imm	dest	src
2	2	4	2	3	2	1	1	4	11

Form Type: G

Description: Converts the floating point number in *src* to a two's complement integer stored in register *dest*.

Operation: if(test(*cond*, *cr*))
dest← (int)*src*

7.4.3 FTOIU - floating point to unsigned integer conversion

Format: `falu` [cond cr] `ftoiu` src, dest

pack	cond	cr	01	011	dh	dr	imm	dest	src
2	2	4	2	3	2	1	1	4	11

Form Type: G

Description: Converts the floating point number in *src* to an unsigned integer stored in register *dest*.

Operation: if(test(*cond*, *cr*))
dest← (int)*src*

7.5 Comparison Operations

7.5.1 FLT - floating point less than

Format: `falu` [cond cr] `flt` src1, src2, ccdest

pack	cond	cr	000	10000	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the floating point number in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* < *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* < *src2*

7.5.2 FLE - floating point less than or equal

Format: `falu` [cond cr] `fle` src1, src2, ccdest

pack	cond	cr	000	10001	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the floating point number in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* <= *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* <= *src2*

7.5.3 FEQ - floating point equal

Format: `falu` [cond cr] `feq` src1, src2, ccdest

pack	cond	cr	000	10100	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the floating point number in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* = *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Operation: if(test(*cond*, *cr*))
ccdest← *src1* == *src2*

7.5.4 FNE - floating point not equal

Format: `falu` [cond cr] `fne` src1, src2, ccdest

pack	cond	cr	000	10101	imm	ccdest	src2	src1
2	2	4	3	5	1	4	7	4

Form Type: C

Description: Compares the floating point number in register *src1* with that in *src2*, placing a "1" (TRUE) in the destination condition register if *src1* $\neq$ *src2* and placing a "0" (FALSE) there otherwise. The destination may be a local condition register or one of the writable global condition registers.

Operation: if(test(*cond*, *cr*))
ccdest$\leftarrow$ *src1* $\neq$ *src2*

7.6 Immediate Operations

7.6.1 FSHORU - shift & or unsigned 16-bit immediate

Format: `falu` [cond cr] `fshoru` val, dest

pack	cond	cr	010	0	val	dest
2	2	4	3	1	16	4

Form Type: P

Description: Left shift (*Logical*) the value in *dest* 16 bits and "bitwise OR" the 16-bit immediate specificed in *val* into the 16 lowest bits of *dest*. No sign extension is performed on the result.

Operation: if(test(*cond*, *cr*))
tmp$\leftarrow$ left lshift(*dest*)
dest$\leftarrow$ *tmp* | *val*

7.6.2 FIMM - create 16-bit immediate

Format: `falu` [cond cr] `fimm` val, dest

pack	cond	cr	010	1	val	dest
2	2	4	3	1	16	4

Form Type: P

Description: Create the 16-Bit immediate specified by *val* and place into *dest*. Sign extension *is* performed.

Operation: if(test(*cond*, *cr*))
dest$\leftarrow$ SEXT(*val*)

7.7 Configuration Space Operations

7.7.1 FGTLB - GTLB Access

Format: `falu` [cond cr] `fgtlb`, length, src1, src2, ccdest

pack	cond	cr	000	01001	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically perform a transaction on the GTLB - read, write or probe.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← GTLB_Translate(src1)
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(int, count+4)
    if( (GTLB_Translate(src1) == HIT) && (count = length))
         ccdest← 1
    else
         ccdest← 0
```

7.8 Communication Operations

7.8.1 FSND0 - send priority 0 message

Format: `ialu` [cond cr] `fsnd0`, length, src1, src2, ccdest

pack	cond	cr	000	01000	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The message destination address (a virtual address) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. The *src1* value is translated into a node identifier automatically by the GTLB. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The floating point register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register f4.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← GTLB_Translate(src1)
        Message_buffer← src2
        for(count = 0; count < length; count++)
```

```
        Message_buffer← REG(fp, count+4)
    if( (GTLB_Translate(src1) == HIT) && (count = length))
        ccdest← 1
    else
        ccdest← 0
```

7.8.2 FSND0P - send priority 0 message physical

Format: `ialu` [cond cr] `fsnd0p`, length, src1, src2, ccdest

pack	cond	cr	000	01010	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The message destination address (a *physical* node number) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The floating point register file contains the message body and the the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register f4.

Operation:
```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(fp, count+4)
    if(count = length)
        ccdest← 1
    else
        ccdest← 0
```

7.8.3 FSND0PT - send priority 0 message physical, no throttling

Format: `ialu` [cond cr] `fsnd0pt`, length, src1, src2, ccdest

pack	cond	cr	000	01011	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 0 message from the message composition registers. The outgoing message counter is not automatically decremented. The message destination address (a *physical* node number) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The floating

point register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register f4.

Operation:

```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(fp, count+4)
    if(count = length)
        ccdest← 1
    else
        ccdest← 0
```

7.8.4 FSND1P - send priority 1 message physical

Format: `ialu` [cond cr] `fsnd1p`, length, src1, src2, ccdest

pack	cond	cr	000	01100	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 1 message from the message composition registers. The message destination address (a *physical* node identifier) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The floating point register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register f4.

Operation:

```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(fp, count+4)
    if(count = length)
        ccdest← 1
    else
        ccdest← 0
```

7.8.5 FSND1PT - send priority 1 message physical, no throttling

Format: `ialu` [cond cr] `fsnd1pt`, length, src1, src2, ccdest

pack	cond	cr	000	01101	bank	lenmsb	ccdest	len	src2	src1
2	2	4	3	5	1	1	3	3	4	4

Form Type: D

Description: Atomically sends a priority 1 message from the message composition registers. The outgoing message counter is not automatically decremented. The message destination address (a *physical* node identifier) is specified in *src1* and a pointer to the code at the remote end is specified in *src2*. If *src2* is not in the *execute message* state, a fault will occur. The body of the message is specified by the *length* field. The length field is split between *lenmsb* and *len*. The *bank* field is superfluous. The floating point register file contains the message body and the *length* (0–9 for user threads, 0–11 for the Event V-Thread) field specifies the number of words in the message body, beginning from register f4.

Operation:

```
if(test(cond, cr))
    if(src2.permission ≠ execute message)
        Fault(Illegal_code_pointer)
    else
        Message_buffer← src1
        Message_buffer← src2
        for(count = 0; count < length; count++)
            Message_buffer← REG(fp, count+4)
    if(count = length)
         ccdest← 1
    else
         ccdest← 0
```