\relax 
\@writefile{toc}{\string\contentsline\space {chapter}{\string\numberline\space {4}Abacus Chip }{27}}
\@writefile{lof}{\string\addvspace\space {10pt}}
\@writefile{lot}{\string\addvspace\space {10pt}}
\newlabel{chap:chip}{{4}{27}}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.1}Processing Element Core}{27}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.1}Memory }{27}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Design}{27}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Implementation}{28}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.2}ALU}{28}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Design}{28}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.1}{\ignorespaces Single vs Double Bank Design}}{29}}
\newlabel{tab:tbta}{{4.1}{29}}
\newlabel{eqn:zfunc}{{4.1}{29}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-1}{\ignorespaces Three Func}}{30}}
\newlabel{fig:threefunc}{{4-1}{30}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.2}{\ignorespaces Number of cycles in horizontal mode}}{30}}
\newlabel{tab:cyclecount}{{4.2}{30}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Implementation.}{31}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Immediate Constant.}{31}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.3}Network}{31}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Design}{31}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-2}{\ignorespaces Network Types}}{32}}
\newlabel{fig:nettypes}{{4-2}{32}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-3}{\ignorespaces Network Configurations}}{32}}
\newlabel{fig:netconfig}{{4-3}{32}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Implementation.}{32}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-4}{\ignorespaces Network Block Diagram}}{33}}
\newlabel{fig:netblock}{{4-4}{33}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-5}{\ignorespaces Network Accelerator}}{34}}
\newlabel{fig:netaccel}{{4-5}{34}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.4}Data/IO Planes}{34}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.5}Global OR Operation}{34}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.1.6}Layout Summary}{34}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.3}{\ignorespaces PE Area Resources}}{35}}
\newlabel{tab:resrouce}{{4.3}{35}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-6}{\ignorespaces PE Layout}}{35}}
\newlabel{fig:pe-nm2}{{4-6}{35}}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.2}On-Chip Signal Distribution }{35}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.2.1}Load Equalization}{36}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.2.2}Layout Issues: The Trench}{36}}
\newlabel{sec:timing}{{4.2.3}{37}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.2.3}Timing }{37}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-7}{\ignorespaces Memory read and write path (one of the banks)}}{37}}
\newlabel{fig:writepath}{{4-7}{37}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-8}{\ignorespaces Abacus PE Timing}}{38}}
\newlabel{fig:petiming}{{4-8}{38}}
\citation{Synergy95}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.3}External Interfaces}{39}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.3.1}System Synchronization}{39}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-9}{\ignorespaces DLL Arbiter}}{39}}
\newlabel{fig:arbit}{{4-9}{39}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.3.2}Instruction Distribution}{39}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-10}{\ignorespaces Instruction Pad}}{40}}
\newlabel{fig:instpad}{{4-10}{40}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.3.3}Inter-Chip Mesh Communication}{41}}
\citation{DeHon93}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.3.4}External Memory Interface}{42}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.3.5}Image I/O Interface}{43}}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.4}Chip Floorplan and Control Logic}{43}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-11}{\ignorespaces Chip Photograph}}{44}}
\newlabel{fig:chip}{{4-11}{44}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.4}{\ignorespaces Chip Area by Subsystem}}{44}}
\newlabel{tab:chiparea}{{4.4}{44}}
\citation{johnson-pll}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.4.1}Timing Generator}{45}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-12}{\ignorespaces Time Ring Unit}}{45}}
\newlabel{fig:time_unit}{{4-12}{45}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.4.2}Pad Ring Summary}{45}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.4.3}Instruction Decode}{45}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.5}{\ignorespaces Pin Requirements}}{46}}
\newlabel{tab:padring}{{4.5}{46}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.4.4}TAP Control}{46}}
\citation{Weste93}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.5}Design Style}{47}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Layout Style.}{47}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Circuit Design.}{47}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Functional Optimizations.}{48}}
\@writefile{toc}{\string\contentsline\space {section}{\string\numberline\space {4.6}Testing the Chip}{48}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.6.1}Test Board}{48}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.6}{\ignorespaces Board Stackup}}{49}}
\newlabel{tab:stackup}{{4.6}{49}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.6.2}Test Process}{49}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.6.3}Test Results}{50}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Heartbeat monitor.}{50}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-13}{\ignorespaces Read Clock Monitor}}{50}}
\newlabel{fig:clockread}{{4-13}{50}}
\@writefile{toc}{\string\contentsline\space {paragraph}{TAP Interface.}{50}}
\@writefile{toc}{\string\contentsline\space {paragraph}{IO Burst.}{50}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-14}{\ignorespaces TAP Interface}}{51}}
\newlabel{fig:tap}{{4-14}{51}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-15}{\ignorespaces IO Burst}}{51}}
\newlabel{fig:ioburst}{{4-15}{51}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Data Plane Shift.}{52}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-16}{\ignorespaces DP Shift}}{52}}
\newlabel{fig:dpshift}{{4-16}{52}}
\@writefile{toc}{\string\contentsline\space {paragraph}{External Memory Pads.}{52}}
\@writefile{toc}{\string\contentsline\space {paragraph}{Register File Toggle.}{52}}
\@writefile{toc}{\string\contentsline\space {paragraph}{mesh\ Shift Operation.}{52}}
\@writefile{toc}{\string\contentsline\space {subsection}{\string\numberline\space {4.6.4}Testing Summary}{52}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-17}{\ignorespaces DRAM toggle at 80}}{53}}
\newlabel{fig:dramtoggle}{{4-17}{53}}
\@writefile{lot}{\string\contentsline\space {table}{\string\numberline\space {4.7}{\ignorespaces Testing Summary}}{53}}
\newlabel{tab:testsummary}{{4.7}{53}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-18}{\ignorespaces IO Toggle}}{54}}
\newlabel{fig:iotoggle}{{4-18}{54}}
\@writefile{lof}{\string\contentsline\space {figure}{\string\numberline\space {4-19}{\ignorespaces mesh\ Shift}}{55}}
\newlabel{fig:gridshift}{{4-19}{55}}
\global\@namedef{cp@chip}{
\setcounter{page}{56}
\setcounter{equation}{2}
\setcounter{enumi}{4}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{6}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{4}
\setcounter{section}{6}
\setcounter{subsection}{4}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{19}
\setcounter{table}{7}
}